T. Chis and P. Harrison, “Higher response time moments for M/M/1 discriminatory processor sharing queues”, EAI Endorsed Scal Inf Syst, vol. 3, no. 11, p. e3, Jan. 2016.