Comparative Study on Power Gating Techniques for Lower Power Delay Product, Smaller Power Loss, Faster Wakeup Time

Authors

  • Minh Huan Vo Ho Chi Minh City University of Technology and Education image/svg+xml

DOI:

https://doi.org/10.4108/eai.27-6-2018.155236

Keywords:

low-leakage, power gating, sleep transistor, fine-grain leakage control, crossover time, wake-up time

Abstract

The power gating is one of the most popular reduction leakage techniques. We make comparison among various power gating schemes in terms of power delay product, energy loss, and wake-up time using the 45-nm Predictive Technology Model. In my conclusion, the Dual-Switch Power Gating (DSPG) shows lower power delay product, smaller energy loss, faster wake-up time than the other power gating schemes such as the Single-Switch and Charge-Recycled Power Gating schemes. Based on these advantages, the DSPG is suggested in this paper as a viable candidate suitable to a fine-grain leakage control scheme, where logic blocks go in and out very frequently and shortly between the active and sleep modes.

Downloads

Download data is not yet available.

Downloads

Published

13-08-2018

How to Cite

Huan Vo, M. . (2018). Comparative Study on Power Gating Techniques for Lower Power Delay Product, Smaller Power Loss, Faster Wakeup Time. EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 5(15), e1. https://doi.org/10.4108/eai.27-6-2018.155236